Real-time digital video multiplexer synchronisation implementation with CPLD
Herbland, A. and Sotudeh, R.
(2003)
Real-time digital video multiplexer synchronisation implementation with CPLD.
Institute of Electrical and Electronics Engineers (IEEE).
Many video applications in security areas such as close circuit television (CCTV) require multiple video channels which must be multiplexed into a single video streanm. The industry can only afford to have a few frames or fields per camera. This paper emphasises on a novel hardware design using an algorithm for synchronising the analogue video inputs. Therefore the proposed multiplexer system is able to achieve a constant stream of 50 digital video fields per second using a CPLD (Complex Programmable Logic Device) for 625/50 video system.
Item Type | Other |
---|---|
Date Deposited | 26 Jul 2024 14:54 |
Last Modified | 26 Jul 2024 14:54 |
Downloads
-
picture_as_pdf - 901739.pdf
Share this file
Explore Further
Read more research from the creator(s):
Find work associated with the faculties and division(s):