Fault isolation in nonlinear analog circuits with tolerance using the neural network-based L1-norm
He, Y. and Sun, Y.
(2001)
Fault isolation in nonlinear analog circuits with tolerance using the neural network-based L1-norm.
Institute of Electrical and Electronics Engineers (IEEE).
This paper deals with fault isolation in nonlinear analog circuits with tolerance under an insufficient number of independent voltage measurements. A neural network-based L1-norm optimization approach is proposed and utilized in locating the most likely faulty elements in nonlinear circuits. The validity of the proposed method is verified by both extensive computer simulations and practical examples. One simulation example is presented in the paper.
Item Type | Other |
---|---|
Date Deposited | 26 Jul 2024 23:55 |
Last Modified | 26 Jul 2024 23:55 |
Downloads
-
picture_as_pdf - 904235.pdf
Share this file
Explore Further
Read more research from the creator(s):
Find work associated with the faculties and division(s):